Non - Rectangular Embedded Programmable Logic Cores
نویسنده
چکیده
.................................................................................................................................. ii List of Figures and Tables .................................................................................................... vi Acknowledgments.................................................................................................................. ix Overview and Introduction ................................................................................................... 1 1.1 Motivation............................................................................................................. 1 1.2 Research Goals..................................................................................................... 6 1.3 Organization of This Thesis ................................................................................. 7 Background and Previous Work .......................................................................................... 9 2.1 EPLC Architecture ............................................................................................... 9 2.1.1 Logic Resources............................................................................................. 11 2.1.2 Routing Resources......................................................................................... 14 Routing Between Logic Blocks............................................................................... 15 Routing Inside Logic Blocks ................................................................................... 17 2.2 CAD for EPLC’s................................................................................................. 17 2.2.1 Placement....................................................................................................... 19 2.2.2 Routing........................................................................................................... 22 2.3 Focus and Contributions of This Thesis ............................................................ 25 A Specification Method for Non-Rectangular EPLC’s.................................................... 27
منابع مشابه
Placement and Routing for N Embedded Programmable Logic
As SoC design enters into mainstream usage, the ability to make post-fabrication changes will become more and more attractive. This ability can be realized using programmable logic cores. These cores are like any other IP in the SoC design methodology, except that their function can be changed after fabrication. In many cases, non-rectangular programmable logic cores are required, either to bet...
متن کاملOn Embedded Processor Reconfiguration of Logic Bist for Fpga Cores in Socs
Due to the limited access to the individual embedded cores in System-on-Chips (SoCs), testing is more time consuming and costly than testing standalone Field Programmable Gate Arrays (FPGAs). However, the ability for an embedded processor core to reconfigure FPGA cores in SoC applications opens new opportunities for Built-In Self-Test (BIST) of the FPGA cores themselves. This paper discusses a ...
متن کاملBuilt-In Self-Test of Configurable Cores in SoCs Using Embedded Processor Dynamic Reconfiguration
Built-In Self-Test (BIST) provides an effective way to test configurable cores in System-on-Chip (SoC) implementations. We present a case study of the use of dynamic reconfiguration from an embedded processor core to implement BIST for the programmable logic and routing resources in configurable cores in commercially available SoCs. Experimental results from actual implementations include speed...
متن کاملOn-Chip BIST-Based Diagnosis of Embedded Programmable Logic Cores in System-on-Chip Devices
On-chip Built-In Self-Test (BIST) based diagnosis of the embedded Field Programmable Gate Array (FPGA) core in a generic System-on-Chip (SoC) is presented. In this approach, the embedded processor core in the SoC is used for reconfiguration of the FPGA core for BIST, initiating the BIST sequence, retrieving the BIST results, and for performing diagnosis of faulty programmable logic blocks, memo...
متن کاملPosition Statements
There was a time – in the dim historical past – when foundries actually made ASICs with only 5000 to 50,000 logic gates. But FPGAs and CPLDs conquered those markets and pushed ASIC silicon toward opportunities with more logic, volume, and speed. Today's largest FPGAs approach the few-million-gate size of a typical ASIC design, and continue to sprout embedded cores, such as CPUs, memories, and i...
متن کامل